GBLD: A Formal Model for Layout Description and Generation

Tseng, I-Lun and Postula, Adam (2004). GBLD: A Formal Model for Layout Description and Generation. In: P. Boulet, Proccedings of the Forum on Specification and Design Languages. The Forum on Specification and Design Languages, Lille, France, (660-670). 14-17 September, 2004.

Attached Files (Some files may be inaccessible until you login with your UQ eSpace credentials)
Name Description MIMEType Size Downloads
_Tseng04_-FDL_04.pdf _Tseng04_-FDL_04.pdf application/pdf 176.16KB 0

Author Tseng, I-Lun
Postula, Adam
Title of paper GBLD: A Formal Model for Layout Description and Generation
Conference name The Forum on Specification and Design Languages
Conference location Lille, France
Conference dates 14-17 September, 2004
Proceedings title Proccedings of the Forum on Specification and Design Languages
Place of Publication Europe
Publisher ECSI
Publication Year 2004
Sub-type Fully published paper
ISSN 1636-9874
Editor P. Boulet
Volume 2
Start page 660
End page 670
Total pages 11
Language eng
Abstract/Summary In this paper, we introduce a layout description and generation model, GBLD, based on the notions and elements of L-systems and context-free grammars. Our layout model is compatible with geometric layout formats, such as GDSII or CIF. However, it is more powerful and more concise. The layouts represented by GBLD are sizeable, parameterised, and can incorporate design rules. GBLD has the potential to be used as a format for analog layout templates, analog layout retargeting, as well as the final layout format.
Subjects 290903 Other Electronic Engineering
290901 Electrical Engineering
290902 Integrated Circuits
290900 Electrical and Electronic Engineering
E1
Q-Index Code E1

 
Versions
Version Filter Type
Citation counts: Google Scholar Search Google Scholar
Created: Mon, 21 Feb 2005, 10:00:00 EST by I-lun Tseng on behalf of School of Information Technol and Elec Engineering