Rachael SPARC: An open source 32-bit microprocessor core for SoCs

Cowell M. and Postula A. (2006). Rachael SPARC: An open source 32-bit microprocessor core for SoCs. In: Proceedings of the 9th EUROMICRO Conference on Digital System Design: Architectures, Methods and Tools, DSD 2006. 9th EUROMICRO Conference on Digital System Design: Architectures, Methods and Tools, DSD 2006, Dubrovnik, (415-422). August 30, 2006-September 1, 2006. doi:10.1109/DSD.2006.80


Author Cowell M.
Postula A.
Title of paper Rachael SPARC: An open source 32-bit microprocessor core for SoCs
Conference name 9th EUROMICRO Conference on Digital System Design: Architectures, Methods and Tools, DSD 2006
Conference location Dubrovnik
Conference dates August 30, 2006-September 1, 2006
Proceedings title Proceedings of the 9th EUROMICRO Conference on Digital System Design: Architectures, Methods and Tools, DSD 2006
Journal name Proceedings of the 9th EUROMICRO Conference on Digital System Design: Architectures, Methods and Tools, DSD 2006
Series Proceedings of the 9th EUROMICRO Conference on Digital System Design: Architectures, Methods and Tools, DSD 2006
Publication Year 2006
Sub-type Fully published paper
DOI 10.1109/DSD.2006.80
ISBN 0769526098
Start page 415
End page 422
Total pages 8
Abstract/Summary SoC design methodology is totally dependent on the availability of reliable, easily interfaced and well supported IP cores. Complex cores such as microprocessors can be very expensive if licenced from commercial providers. Research projects, and even small companies, look for open source cores despite the problems associated with this source. The Rachael embedded processor discussed in this paper is a result of an open source initiative, supported both by a commercial design Arm and a university. The processor is based on the proven SPARC architecture and was developed in Verilog with systematic methodology as used in industry. Rachael has a flexible memory architecture and is interfaced to the AMBA on chip bus. It is supported by a suite of development tools and is made available as an open source core. Rachel was extensively tested on Virtex4, an earlier version was used in a commercial chip, and a full version is to be fabricated. We discuss architectural issues and trade-offs in the design of Rachael, present its architecture, and analyse performance factors. The Verilog pre-processor developed for the project is briefly introduced. The open source project is presented and analysed from both the university and industry perspectives. Rachael runs at speed on Xilinx's ML401 board and it can be demonstrated executing various software applications.
Subjects 1708 Hardware and Architecture
2208 Electrical and Electronic Engineering
Q-Index Code E1
Q-Index Status Provisional Code
Institutional Status Unknown

Document type: Conference Paper
Collection: Scopus Import - Archived
 
Versions
Version Filter Type
Citation counts: Scopus Citation Count Cited 2 times in Scopus Article | Citations
Google Scholar Search Google Scholar
Created: Sat, 09 Jul 2016, 15:35:55 EST by System User