Estimation of Analog Layout Parasitics with Parameterized Polygons

Tseng, I-Lun (2008). Estimation of Analog Layout Parasitics with Parameterized Polygons PhD Thesis, School of Information Technology and Electrical Engineering, The University of Queensland.

       
Attached Files (Some files may be inaccessible until you login with your UQ eSpace credentials)
Name Description MIMEType Size Downloads
n40650081_phd_abstract.pdf n40650081_phd_abstract.pdf application/pdf 35.39KB 0
n40650081_phd_content.pdf n40650081_phd_content.pdf application/pdf 3.88MB 0
n40650081_phd_front.pdf n40650081_phd_front.pdf application/pdf 723.08KB 0
n40650081_phd_totalthesis.pdf n40650081_phd_totalthesis.pdf application/pdf 4.49MB 0
Author Tseng, I-Lun
Thesis Title Estimation of Analog Layout Parasitics with Parameterized Polygons
School, Centre or Institute School of Information Technology and Electrical Engineering
Institution The University of Queensland
Publication date 2008-02
Thesis type PhD Thesis
Supervisor Postula, Adam J.
Language eng
Subjects 290902 Integrated Circuits
Formatted abstract
Traditional analog integrated circuit design methodologies split circuit synthesis
and physical layout design into different phases. Since analog circuits are
usually very sensitive, physical layout effects, such as parasitics, can have significant
influence on the performance and even the functionality of the design.
Lack of considering layout effects in the circuit synthesis phase can result in
numerous re-design iterations. Developing new analog design flows, methodologies,
and automation tools are thus required in order to solve the problem.
This research proposes a new analog circuit design flow which uses parameteri;:
ed representation of physical layouts in order to estimate layout-induced
parasitics. A flexible description language for parameteri;:ed representation of
layouts has been developed. The description language is named GrammarBased
Layout Description (GBLD) and can be used to represent orthogonal and
non-orthogonal parameterized layouts, which are comprised mainly of parameterized
polygons. We also developed algorithms for partitioning parameterized
polygons so that accurate models of extracted circuits, which include models of
parasitics, can be generated automatically and efficiently. As a result, values of
layout-induced parasitics can be calculated or estimated on the fly in the circuit
synthesis process. Re-design iterations can thus be minimizecl.

 
Citation counts: Google Scholar Search Google Scholar
Created: Thu, 13 Mar 2008, 13:32:25 EST by Noela Stallard on behalf of Library - Information Access Service