Simulation and measurement of gate-to-drain, Cgd and gate-to-substrate capacitance, Cgb, in MOSFET

Lin, Chih-Chang (1999). Simulation and measurement of gate-to-drain, Cgd and gate-to-substrate capacitance, Cgb, in MOSFET B.Sc Thesis, School of Computer Science and Electrical Engineering, The University of Queensland.

       
Attached Files (Some files may be inaccessible until you login with your UQ eSpace credentials)
Name Description MIMEType Size Downloads
Lin_Chih_Chang_THE15017.pdf Full text application/pdf 1.99MB 0
Author Lin, Chih-Chang
Thesis Title Simulation and measurement of gate-to-drain, Cgd and gate-to-substrate capacitance, Cgb, in MOSFET
Formatted title

Simulation and measurement of gate-to-drain, Cgd and gate-to-substrate capacitance, Cgb, in MOSFET

School, Centre or Institute School of Computer Science and Electrical Engineering
Institution The University of Queensland
Publication date 1999-01-01
Thesis type B.Sc Thesis
Total pages 65
Language eng
Subjects 0906 Electrical and Electronic Engineering
Keyword MOSFET
Additional Notes * 4th year electrical engineering theses and information technology abstracts. 1999

Document type: Thesis
Collection: UQ Theses (non-RHD) - UQ staff and students only
 
Citation counts: Google Scholar Search Google Scholar
Created: Fri, 24 May 2013, 21:58:15 EST by Mr Yun Xiao on behalf of Scholarly Communication and Digitisation Service