Procedural module generation for parameterized layouts

Wang, Zhi-Wen, Tseng, I-Lun and Postula, Adam (2013). Procedural module generation for parameterized layouts. In: IEEE 2013 TENCON Spring: Conference Proceedings. TENCON Spring Conference, 2013 IEEE, Sydney, NSW, Australia, (548-551). 17-19 April 2013. doi:10.1109/TENCONSpring.2013.6584505

Attached Files (Some files may be inaccessible until you login with your UQ eSpace credentials)
Name Description MIMEType Size Downloads

Author Wang, Zhi-Wen
Tseng, I-Lun
Postula, Adam
Title of paper Procedural module generation for parameterized layouts
Conference name TENCON Spring Conference, 2013 IEEE
Conference location Sydney, NSW, Australia
Conference dates 17-19 April 2013
Proceedings title IEEE 2013 TENCON Spring: Conference Proceedings
Journal name IEEE 2013 Tencon - Spring, TENCONSpring 2013 - Conference Proceedings
Place of Publication Piscataway, NJ, United States
Publisher IEEE (Institute of Electrical and Electronics Engineers)
Publication Year 2013
Year available 2013
Sub-type Fully published paper
DOI 10.1109/TENCONSpring.2013.6584505
ISBN 9781467363471
Start page 548
End page 551
Total pages 4
Collection year 2014
Language eng
Abstract/Summary Procedural module generators which can generate fixed-coordinate layouts have been widely used in the design of analog integrated circuits. However, in order to estimate layout-induced parasitics during the circuit synthesis phase of an analog integrated circuit design flow, researchers have proposed the use of parameterized layouts in the design of analog circuits. This paper proposes techniques for designing parameterized layouts so that procedural module generators which are capable of generating parameterized layouts with different geometric structures can be constructed.
Q-Index Code EX
Q-Index Status Confirmed Code
Institutional Status UQ

 
Versions
Version Filter Type
Citation counts: Scopus Citation Count Cited 0 times in Scopus Article
Google Scholar Search Google Scholar
Created: Thu, 21 Mar 2013, 19:08:36 EST by Dr Adam Postula on behalf of School of Information Technol and Elec Engineering