An FPGA softcore based implementation of a bird call recognition system for sensor networks

Liu, Hongzhi and Bergmann, N.W. (2010). An FPGA softcore based implementation of a bird call recognition system for sensor networks. In: T. Arslan, Proceedings of DASIP 2010. Design and Architectures for Signal and Image Processing (DASIP), 2010, Edinburgh, United Kingdom, (1-6). 25-28 October 2010. doi:10.1109/DASIP.2010.5706238

Attached Files (Some files may be inaccessible until you login with your UQ eSpace credentials)
Name Description MIMEType Size Downloads

Author Liu, Hongzhi
Bergmann, N.W.
Title of paper An FPGA softcore based implementation of a bird call recognition system for sensor networks
Conference name Design and Architectures for Signal and Image Processing (DASIP), 2010
Conference location Edinburgh, United Kingdom
Conference dates 25-28 October 2010
Proceedings title Proceedings of DASIP 2010
Journal name 2010 Conference on Design and Architectures for Signal and Image Processing, DASIP2010
Place of Publication Piscataway, NJ, U.S.A.
Publisher IEEE (Institute for Electrical and Electronic Engineers)
Publication Year 2010
Sub-type Fully published paper
DOI 10.1109/DASIP.2010.5706238
ISBN 9781424487349
Editor T. Arslan
Start page 1
End page 6
Total pages 6
Collection year 2011
Language eng
Abstract/Summary To investigate the on-sensor processing capabilities of FPGAs, this paper presents a bird call recognition system based on linear predictive cepstral coefficients (LPCC) and dynamic time warping (DTW) algorithms for sensor network applications, and compares two different implementations on a Xilinx Spartan-3E FPGA with MicroBlaze soft processor. The experimental results show that compared to the software-only solution, the software / hardware (SW/HW) implementation with hardware coprocessor for DTW yields significant performance improvement by the factor of 13.8 and 33.4 respectively for two example inputs, and achieves about 31.1 times energy efficiency by using only 7.5% more power.
Keyword Sensor Networks
Digital Signal Processing
Energy Efficiency
FPGAs
Q-Index Code E1
Q-Index Status Confirmed Code
Institutional Status UQ
Additional Notes Presentedin Session 6: Technologies for Novel Applications

 
Versions
Version Filter Type
Citation counts: Scopus Citation Count Cited 2 times in Scopus Article | Citations
Google Scholar Search Google Scholar
Created: Tue, 15 Feb 2011, 12:25:50 EST by Professor Neil Bergmann on behalf of School of Information Technol and Elec Engineering