Hardware Acceleration of Security Application Using Reconfigurable System-on-Chip

Chen, Yi (2006). Hardware Acceleration of Security Application Using Reconfigurable System-on-Chip MPhil Thesis, School of Information Technology and Electrical Engineering, University of Queensland.

       
Attached Files (Some files may be inaccessible until you login with your UQ eSpace credentials)
Name Description MIMEType Size Downloads
n01front_chen.pdf n01front_chen.pdf application/pdf 57.33KB 3
n02content_chen.pdf n02content_chen.pdf application/pdf 3.84MB 4
Author Chen, Yi
Thesis Title Hardware Acceleration of Security Application Using Reconfigurable System-on-Chip
School, Centre or Institute School of Information Technology and Electrical Engineering
Institution University of Queensland
Publication date 2006
Thesis type MPhil Thesis
Supervisor Professor Neil Bergmann
Subjects 291600 Computer Hardware
Abstract/Summary The ubiquity of Internet connectivity means there is a greater need for computer network safety and security. Cost-effective secure computing networks and broadband applications not only need a sophisticated cryptosystem to accelerate data encryption, but also need substantial computational power to handle large data streams. Reconfigurable System-on-Chip (rSoC) technology is well suited to accelerate network cryptographic applications by implementing the entire computing application on a single reconfigurable chip. Hardware-software co-design and hardware-software communication are some key questions involved in using this rSoC technology. This thesis investigates how best to accelerate a cryptographic application using rSoC technology. Some background on FPGAs, reconfigurable computing, inter-process communication methods, hardware/software co-design, cryptography in general, and 3DES in particular are firstly introduced. Some existing reconfigurable computing systems and 3DES implementations on FPGA are then reviewed and analyzed. A new general hardware-software architecture, which consists of a CPU, memories, customized peripherals and buses on a single FPGA chip, is designed to accelerate the security application. The 3DES application is divided into four functional modules: input, subkey generation, data processing, and output modules. Shared memory with semaphores is chosen for the inter-module communication. A complete inter-module communication solution is presented for hardware and software module communications. A generic component, HWCOM, is designed for those communications which involve hardware modules. Experimental results show that using two buffers as shared memories between communication modules and increasing shared memory size are good methods for transferring data between hardware/software modules more efficiently. When investigating the best hardware/software partition scheme, all 3DES modules are first executed in software on the FPGA. The experimental results of 83Kbps encryption throughput indicate that the software-only solution is not satisfactory. Through profiling, the bottleneck is shown to be the data processing module and the subkey generation module, which are then implemented in hardware. Experimental results show an improved 179Mbps throughput. This presents over 2000 times acceleration compared to software and shows that the hardware-software co-implementation can efficiently accelerate the 3DES application with good performance and flexibility.
Keyword reconfigurable computing
system-on-chip
FPGA
3DES
hardware
software
inter-module communication

 
Citation counts: Google Scholar Search Google Scholar
Created: Fri, 21 Nov 2008, 14:37:23 EST