List of Subject Classifications Records

Browse Results (54 results found)

Subscribe to the RSS feed for this result setSubscribe to the RSS feed for this result set

Page 1 of 2

Result Pages:    1 2  next › last »

 Browse by Socio-Economic Objective (1998) The SEO Classification allows R&D data to be classified according to the researcher's perceived purpose. The purpose categories take account of processes, products, health, education and other social and environmental aspects of particular interest. -> Division 2 - Economic Development -> 670000 - Manufacturing -> 671200 Computer Hardware and Electronic Equipment -> 671201 Integrated circuits and devices :

No further child subject classifications could be found.
  Abstract Views File Downloads Thomson Reuters Web of Science Citation Count Scopus Citation Count Altmetric Score
Hong, Yang David, Yeow, YewTong, Chim, Wai Kin, Yan, Jian and Wong, Kin Mun (2006) Accurate Modeling of the Effects of Fringing Area Interface Traps on Scanning Capacitance Microscopy Measurement. IEEE Transactions on Electron Devices, 53 3: 499-506. doi:10.1109/TED.2005.864367 426 198 1 Cited 1 times in Scopus1 0
O'Brien, Christopher J., Majewski, M. L. and Rakic, A. D. (2006). A Comparison of Small Signal Modulation Parameter Extraction Techniques for Vertical-Cavity, Surface-Emitting Lasers. In: J. Modelski, 16th International Conference on Microwaves, Radar and Wireless Communications (MIKON-2006). 16th International Conference on Microwaves, Radar and Wireless Communcations (MIKON-2006), Krakow, Poland, (169-172). 22-26 May, 2006. 369 1011
Rajagopalan, K. and Sutton, P. R. (2001). A flexible multiplacation unit for an FPGA logic block. In: D. Skellern and G. Hellestrand, Proceedings of ISCAS 2001. The IEEE International Symposium on Circuits and Systems, Sydney, (546-549). 6-9 May, 2001. 100  
Ros, M. B. and Sutton, P. R. (2004). A hamming distance based VLIW/EPIC code compression technique. In: Mary Jane Irwin, Wei Zhao, Luciano Lavagno and Scott A. Mahlke, CASES 2004: International Conference on Compilers, Architecture and Synthesis for Embedded Systems. The International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES 2004), Washington, U.S.A., (132-139). 22-25 September 2004. 99  
Syed, Irfan, Williams, John A. and Bergmann, Neil W. (2007). A Hybrid Reconfigurable Cluster-on-Chip Architecture with Message Passing Interface for Image Processing Applications. In: Bertels, K., Najir, W, Van Genderen, A. and Vassiliadis, S, Proceedings 2007 International Conference on Field-Programmable Logic and Applications. 2007 International Conference on Field Programmable Logic and Applications (FPL 2007), Amsterdam, The Netherlands, (609-612). 27 - 29 August, 2007. doi:10.1109/FPL.2007.4380728 105   2 Cited 5 times in Scopus5 0
Hsu, C. T., Lau, M. P., Yeow, T. Y. T. and Yao, Z. Q. (2000). Analysis of hot-carrier-induced degradation in MOSFET's by gate-to-drain and gate-to-substrate capacitance measurements. In: W R Tonti, 2000 IEEE International Reliability Physics Symposium Proceedings 38th Annual. 38th Annual International Reliability Physics Symposium, San Jose, (98-102). 10-13 April 2000. 54  
Hsu, C. T., Lau, M. M. and Yeow, Y. T. (2001) Analysis of the gate capacitance measurement technique and its application for the evaluation of hot-carrier degradation in submicrometer MOSFETs. Microelectronics Reliability, 41 2: 201-209. doi:10.1016/S0026-2714(00)00222-5 83   5 Cited 5 times in Scopus5 0
Lau, M. M., Chiang, C. Y. T., Yeow, Y. T. and Yao, Z. Q. (2001) A new method of threshold voltage extraction via MOSFET gate-to-substrate capacitance measurement. Ieee Transactions On Electron Devices, 48 8: 1742-1744. doi:10.1109/16.936698 127   7 Cited 7 times in Scopus7 0
Rajagopalan, Kamal. (2001). An FPGA architecture for improved arithmetic performance Master's Thesis, School of Computer Science and Electrical Engineering, The University of Queensland. 144  
Rajagopalan, K. and Sutton, P. R. (2001). An FPGA architecture with configurable multiplier and carry units for improved arithmetic performance. In: Proceedings of FPGA '01. Ninth International Symposium on Field Programmable Gate Arras, Monterey, California, (225-225). 11-13 February, 2001. 115  
Lee, T.-L. and Bergmann, N. W. (2003). An Interface Methodology for Retargettable FPGA Peripherals. In: T. Plaks, Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms. Engineering of Reconfigurable Systems and Algorithms, Las Vegas, Nevada, (1-7). 23-26 June, 2003. 2176 3180
Ros, Montserrat and Sutton, Peter (2005). A post-compilation register reassignment technique for improving hamming distance code compression. In: Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems. CASES 2005: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, San Francisco, CA, U.S.A., (97-104). 24-27 September 2005. doi:10.1145/1086297.1086311 74 2 Cited 5 times in Scopus5 0
Postula, A. J., Hemani, A., Leung, K. C. and Tenhunen, H. (2000). A route-through FPGA architecture for improved inter-chip connectivity. In: Second International Workshop on Chip Package Co-Design: CPD 2000. CPD 2000, Zurich, (1-4). 14-16 March 2000. 86  
Xie, X., Williams, J. and Bergmann, N.W. (2007). Asymmetric multi-processor architecture for reconfigurable system-on-chip and operating system abstracions. In: Amano, H., Ye, A. and Ikenaga, T., Proceedings 2007 International Conference on Field Programmable Technology. 2007 International Conference on Field Programmable Technology (ICFPT 2007), Kitakyushu, Japan, (1-8). 12-14 December, 2007. 137  
Bergmann, N.W., Lu, Y. and Williams, J. (2007). Automatic self-reconfiguration of system-on-chip peripherals. In: Poek, K.L. and Buell, D., Proceedings IEEE Symposium on Field-Programmable Custom Computing Machines. 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2007), California, USA, (313-315). 23-25 April, 2007. doi:10.1109/FCCM.2007.32 74   1 Cited 2 times in Scopus2 0
Bergmann, N. W. and Williams, J.A. (2003). Avionics upgrade management using reconfigurable logic. In: D. Mee, Proceedings of the Tenth Australian International Aerospace Congress. The Tenth Australian International Aerospace Congress, Brisbane, (1-8). 29 July-1 August, 2003. 69  
Kong, FCJ, Yeow, YT and Domyo, H (2003) Characteristics of small-signal capacitances of silicon-on-sapphire MOSFETs. Electronics Letters, 39 4: 407-408. doi:10.1049/el:20030226 33   1 Cited 1 times in Scopus1 0
Lau, Mei Po Mabel (2002). Characterization of hot-carrier induced degradation via small-signal characteristics in mosfets PhD Thesis, School of Computer Science and Electrical Engineering, The University of Queensland. 125 2
Hsu, Clement Che Ta. (2002). Characterization of hot-carriers induced degradation in mosfets through gate capacitances measurement at room and cryogenic temperatures PhD Thesis, School of Computer Science and Electrical Engineering, The University of Queensland. 146 4
Ros, M. B. and Sutton, P. R. (2004). Code compression based on operand-factorization for VLIW processors. In: J. Storer and M. Cohn, Proceedings of the Data Compression Conference 2004 (DCC 2004). The Data Compression Conference 2004 (DCC 2004), Snowbird, Utah, U.S.A., (559-559). 23-25 March 2004. doi:10.1109/DCC.2004.1281535 55   1 0
Chim, WK, Wong, KM, Teo, YL, Lei, Y and Yeow, YT (2002) Dopant extraction from scanning capacitance microscopy measurements of p-n junctions using combined inverse modeling and forward simulation. Applied Physics Letters, 80 25: 4837-4839. doi:10.1063/1.1487899 48   8 Cited 8 times in Scopus8 0
Hong, Y. D., Yan, J., Wong, K., Yeow, T.Y.T. and Chim, W-K. (2004). Dopant profile extraction by inverse modeling of scanning capacitance microscopy using peak dC/dV. In: R. Huang, M. Yu, J. Liou, T. Hiramoto and C. Claeys, Proceedings of the Seventh International Conference on Solid-State and Integrated Circuits Technology. The Seventh International Conference on Solid-State and Integrated Circuits Technology, Beijing, China, (954-957). 18-21 October, 2004. 53   0
Karunajeewa, A. S., Abeyratne, U .R., Rathnayake, S .I. and Swarnkar, V. (2006). Dynamic data analysis in obstructive sleep apnea. In: A. Dhawan, Proceedings of the 28th Annual IEEE Engineering in Medicine and Biology Society Annual International Conference. 28th Annual International Conference IEEE Engineering in Medicine and Biology Society, New York, U.S.A., (4510-4513). 30 August - 3 September 2006. doi:10.1109/IEMBS.2006.260203 106   0 Cited 2 times in Scopus2 0
Waldeck, P. J. and Bergmann, N. W. (2003). Dynamic hardware-software partitioning on reconfigurable system-on-chip. In: B. Werner, Proceedings of the Third IEEE International Workshop on System-on-Chip for Real-Time Applications. The Third IEEE International Workshop on System-on-Chip for Real Time Applications, Calgary, Canada, (102-105). 20 June-2 July, 2003. doi:10.1109/IWSOC.2003.1213015 48   0 0
Bergmann, N. W. (2002) Editorial. Microelectronics Journal, 33 12: 1031-1031. doi:10.1016/S0026-2692(02)00107-6 62   0 0
Thanigaivelan, B., Postula, A J and Ding, Y (2006). Efficient simplification strategies for symbolic circuit expressions of linear analog integrated circuits. In: A. J. Hariz, Microelectronics, MEMs and Nanotechnology. Microelectronics, MEMs and Nanotechnology, Brisbane, (1-10). 11-14 December, 2005. 117  
Bergmann, Neil, Williams, John and Waldeck, Peter (2003). Egret: A Flexible Platform for Real-Time Reconfigurable Systems on Chip. In: Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, June 23 - 26, 2003, Las Vegas, Nevada, USA. The International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA'03), Las Vegas, Nevada, (300-303). 23-26 June, 2003. 2310 1612
Bergmann, N. W. and Williams, J. A. (2004). Egret: A platform for reconfigurable system-on-chip. In: D. Abbot and K. Eshraghian etal, Microelectronics: Design, Technology and Packaging. The Microelectronics: Design, Technology and Packaging Conference, Perth, (295-302). 10-12 December, 2003. doi:10.1117/12.523331 56   1 0
Bergmann, N. W. (2002). Enabling technologies for reconfigurable system-on-chip. In: P. Leong and W. Luk, Proceedings of the 2002 IEEE International Conference on Field-Programmable Technology. 2002 IEEE International Conference on Field-Programmable Technology, Hong Kong, (360-363). 16-18 December, 2002. doi:10.1109/FPT.2002.1188711 36   0 0
Waldeck, P. J. and Bergmann, N. W. (2004). Evaluating software and hardware implementations of signal-processing tasks in an FPGA. In: O. Diessel and J. Williams, Proceedings of the 2004 IEEE International Conference on Field-Programmable Technology. The 2004 IEEE International Conference on Field-Programmable Technology, Brisbane, (299-302). 6-8 December, 2004. 64   0
Yeow, T.Y.T. and Kong, F. C. J. (2001) Extraction of MOSFET threshold voltage, series resistance, effective channel length, and inversion layer mobility from small-signal channel conductance measurement. IEEE Transactions on Electron Devices, 48 12: 2870-2874. doi:10.1109/16.974720 572   12 Cited 15 times in Scopus15 0
Waldeck, P. J. and Bergmann, N. W. (2004). Hardware support for real-time reconfigurable system-on-chip. In: D. Abbot and K. Eshraghian etal, Microelectronics: Design, Technology and Packaging. The Microelectronics: Design, Technology and Packaging Conference, Perth, (464-469). 10-12 December, 2003. doi:10.1117/12.523332 37   0 Cited 1 times in Scopus1 0
Lee, T.-L., Lee, A. S. H. and Bergmann, N. W. (2004). Interface adaptor logic: A new model for interfacing peripherals in IP based designs. In: O. Diessel and J. Williams, Proceedings of the 2004 IEEE International Conference on Field-Programmable Technology. 2004 IEEE International Conference on Field-Programmable Technology, Brisbane, (331-334). 6-8 December, 2004. doi:10.1109/FPT.2004.1393292 77   0 0
Lee, T.-L. and Bergmann, N. W. (2004). Interfacing methodologies for IP re-use in reconfigurable system-on-chip. In: D. Abbot and K. Eshraghian etal, Microelectronics: Design, Technology and Packaging. The Microelectronics: Design, Technology and Packaging Conference, Perth, (454-463). 10-12 December, 2003. doi:10.1117/12.523336 47   0 0
Bergmann, N. W. (2001). Interfacing requirements for MEMS components in system-on-chip methodologies. In: N. Bergmann, Proceedings of SPIE: Electronics and Structures for MEMS II. SPIE's International Symposium on Microelectronics and Micro-Electro-Mechanical Systems, Adelaide, (45-50). 17-19 December, 2001. doi:10.1117/12.449173 77   0 0
Chiang, Y., Yeow, T. Y. T. and Ghodsi, R. (2000) Inverse modeling of 2-dimensional MOSFET dopant profile vias capacitance of the source/drain gated diode. IEEE Transactions on Electron Devices, 47 7: 1385-1392. doi:10.1109/16.848281 44   7 Cited 10 times in Scopus10 0
Lau, M. P., Hsu, C. T. and Yeow, T.Y.T. (2001). Investigations of hot-carrier induced interface damages via small-signal characteristics of drain-to-substrate gated-diode. In: W. Tan, K, Pey, W. Chim and J. Thong, Proceedings of the 2001 Eighth International Symposium on the Physical and Failure Analysis of Integrated Circuits. Eighth International Symposium on the Physical and Failure Analysis of Integrated Circuits, Singapore, (249-253). 9-13 July, 2001. doi:10.1109/IPFA.2001.941496 57   3 0
Swarnkar, V., Abeyratne, Udantha R. and Karunajeewa, A. S. (2006). Left-right information flow in the brain during EEG arousals. In: A. Dhawan, Proceedings of the 28th Annual IEEE Engineering in Medicine and Biology Society Annual International Conference. 28th Annual International Conference IEEE Engineering in Medicine and Biology Society, New York, U.S.A., (6133-6136). 30 August - 3 September, 2006. doi:10.1109/IEMBS.2006.260093 76   0 Cited 0 times in Scopus0 0
Lau, M. P., Chiang, Y., Yeow, Y. T. and Yao, Z. Q. (1999). Measurement of VT and Leff using MOSFET gate-substrate capacitance. In: Proceedings of the 1999 International Conference on Microelectronic Test Structures. ICMTS'99, Goteborg, (152-155). 15-18 March 1999. 57  
Yang, J. and Yeow, T.Y.T. (2001). Modeling study of scanning capacitance microscopy measurement for P-N junction dopant profile extraction. In: B. Li, G. Ru, X. Qu, P. Yu and H. Iwai, 2002 Sixth International Conference on Solid-State and Integrated Circuit Technology Proceedings. Sixth International Conference on Solid-State and Integrated Circuit Technology, Shanghai, (1043-1046). 22-25 October, 2001. 91   0
Yip, A., Yeow, T. Y. T., Samudra, G. S. and Ling, C. H. (2000). Modelling of the gated-diode configuration in bulk mosfet's. In: M. Laudon and B. Romanowicz, 2000 International Conference on Modeling and Simulation of Microsystems: MSM 2000. MSM 2000, San Diego, CA USA, (360-363). 27-29 March 2000. 80  
Bertling, K., Rakic, A.D. and Yeow, Y.T. (2007). Numerical modelling study of the sensitivity of SOS MOSFET characteristics to silicon film thickness and back surface trapped charge variation. In: Faraone, L., Betts, S., Dell, J., Musca, C., Nener, B., Parish, G. and Wehner, J., COMMAD 2006: Proceedings of the 2006 Conference on Optoelectronic and Microelectronic Materials and Devices. 2006 Conference on Optoelectronic and Microelectronic Materials and Devices (COMMAD 2006), Perth, WA, (283-285). 6-8 December, 2006. doi:10.1109/COMMAD.2006.4429937 88   0 Cited 0 times in Scopus0 0
Lee, Andy S. and Bergmann, Neil W. (2003). On-Chip Communication Architectures for Reconfigurable System-on-Chip. In: K. Asada and M. Fujita, Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT). 2003 IEEE International Conference on Field-Programmable Technology (FPT), The University of Tokyo, Tokyo, Japan, (332-335). 15-17 December 2003. doi:10.1109/FPT.2003.1275770 2410 2572 0 0
Lee, A. S. H. and Bergmann, N. W. (2004). On-chip interconnect schemes for reconfigurable system-on-chip. In: D. Abbot and K. Eshraghian etal, Microelectronics: Design, Technology and Packaging. The Microelectronics: Design, Technology and Packaging Conference, Perth, (442-453). 10-12 December, 2003. doi:10.1117/12.523334 247   0 0
Wee, C.M., Sutton, P.R. and Bergmann, N.W. (2007). Operating system integration and performance of a multi stream cipher architecture for reconfigurable system-on-chip. In: Poek, K.L. and Buell, D., Proceedings IEEE Symposium on Field-Programmable Custom Computing Machines. 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2007), California, USA, (283-284). 23-25 April, 2007. doi:10.1109/FCCM.2007.19 67   0 Cited 0 times in Scopus0 0
Proceedings of SPIE: Electronics and Structures for MEMS II (2001) . Edited by N. W. Bergmann. SPIE's International Symposium on Microelectronics and Micro-Electro-Mechanical Systems, 17-19 December, 2001, Adelaide. 66  
Shukla, Sunil, Bergmann, Neil W. and Becker, Jürgen (2006). QUKU: A Fast Run Time Reconfigurable Platform for Image Edge Detection. In: K. Bertels, J. M. P. Cardoso and S. Vassiliadis, Lecture Notes in Computer Science: Reconfigurable Computing: Architectures and Applications. Second International Workshop, ARC 2006, Revised Selected Papers, Delft, The Netherlands, (93-98). 1-3 March 2006. doi:10.1007/11802839_13 962 856 5 Cited 6 times in Scopus6 0
Shukla, S., Bergmann, N. W. and Becker, J. (2007). QUKU: A FPGA based flexible coarse grain architecture design paradigm using process networks. In: S. Ali, Parallel and Distributed Processing Symposium 2007 (IPDPS 2007). 21st International Parallel and Distributed Processing Symposium (IPDPS 2007), Long Beach, California, U.S.A., (1-7). 26-30 March 2007. doi:10.1109/IPDPS.2007.370382 85   Cited 0 times in Scopus0 0
Kong, Frederick. (2003). Silicon-on-sapphire MOSFET parameter extraction by small-signal measurement PhD Thesis, School of Information Technology and Electrical Engineering, The University of Queensland. 274 117
Yang, J. and Kong, F. C. J. (2002) Simulation of interface states effect on the scanning capacitance microscopy measurement of p-n junctions. Applied Physics Letters, 81 26: 4973-4975. doi:10.1063/1.1532547 53   20 Cited 22 times in Scopus22 0

Page 1 of 2

Result Pages:    1 2  next › last »